

Available at www.sciencedirect.com

SciVerse ScienceDirect

journal homepage: www.elsevier.com/locate/carbon

Vertically aligned carbon nanotube field-effect transistors

Jingqi Li^a, Chao Zhao^a, Qingxiao Wang^a, Qiang Zhang^a, Zhihong Wang^a,
X.X. Zhang^{a,*}, A.I. Abutaha^b, H.N. Alshareef^b

^a Thin Film Lab, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Saudi Arabia

^b Materials Science and Engineering, King Abdullah University of Science and Technology (KAUST), Thuwal 23955-6900, Saudi Arabia

ARTICLE INFO

Article history:

Received 19 November 2011

Accepted 22 May 2012

Available online 30 May 2012

ABSTRACT

Vertically aligned carbon nanotube field-effect transistors (CNTFETs) have been developed using pure semiconducting carbon nanotubes. The source and drain were vertically stacked, separated by a dielectric, and the carbon nanotubes were placed on the sidewall of the stack to bridge the source and drain. Both the effective gate dielectric and gate electrode were normal to the substrate surface. The channel length is determined by the dielectric thickness between source and drain electrodes, making it easier to fabricate sub-micrometer transistors without using time-consuming electron beam lithography. The transistor area is much smaller than the planar CNTFET due to the vertical arrangement of source and drain and the reduced channel area.

© 2012 Elsevier Ltd. All rights reserved.

1. Introduction

The first carbon nanotube field-effect transistor (CNTFET) was reported in 1998 [1] using a semiconducting carbon nanotube as a channel and silicon substrate as a bottom gate. Although the transistor was in its preliminary stage, it represented an important step towards single molecular electronics. Since then, the CNTFETs have been extensively studied because carbon nanotubes have many outstanding mechanical and electrical properties and are expected to supplant silicon in the next generation of field effect transistors [2]. Up to now, CNTFETs have shown excellent performance in the aspects of current ON/OFF ratio [3,4], mobility [5], subthreshold slop [6–8], transconductance [4], and cutoff frequency [9,10]. All these optimizing properties have primarily been achieved on planar transistors with either a bottom gate or a top gate. In comparison, the vertically aligned CNTFETs, to our knowledge, have been rarely studied [11,12], especially for network CNTFETs. Choi et al. [11] have shown vertically aligned CNTFETs using multi-walled carbon nanotubes (MWCNTs), but the gate was isolated from the MWCNT by a dielectric layer and a drain electrode which could screen the gate

electric field. Neither the transistor configuration nor the MWCNT material is ideal for a good field-effect transistor (FET). While in Franklin et al.'s report [12], only two terminal devices have been exhibited using single-walled carbon nanotubes (SWCNTs).

Here we present a vertically aligned CNTFET in which source and drain are vertically stacked. Compared with planar transistors, it has two obvious advantages. First, the channel length is determined by the thickness of the dielectric layer between source and drain electrodes. In this way, it is easier to fabricate short channel CNTFETs with channel length less than 1 μ using the ordinary lithography. Normally, such a small feature is fabricated using some techniques with high cost and low throughput, for example, electron beam lithography. Second, this FET design requires less space than planar ones, resulting in large integration intensity [13]. It is much important for some special applications in which the transistor area is critical for performance, such as active-matrix organic light-emitting diode (AMOLED) drivers in planar-panel display. The aperture ratio of the AMOLED pixel can be significantly increased by decreasing the transistor area.

* Corresponding author. Fax: +966 2 8021174.

E-mail address: xixiang.zhang@kaust.edu.sa (X.X. Zhang).

0008-6223/\$ - see front matter © 2012 Elsevier Ltd. All rights reserved.

<http://dx.doi.org/10.1016/j.carbon.2012.05.049>

2. Experimental

The transistor configuration used in this study is schematically illustrated in Fig. 1. Different from the planar CNTFETs, source and drain of the transistor are vertically stacked here and they are isolated by a layer of SiN_x . Carbon nanotubes are placed on the sidewall of the stack. It should be noted that the source electrode in the bottom of the stack is purposely made thick. This enhanced source is designed to avoid losing gate control for the SWCNTs near the source electrode. If the stacked bottom source electrode is not high enough, the gate dielectric layer deposited on the protruded source electrode may cause the bottom part of the vertical gate electrode (point A) to be higher than the top part (point B) of the source electrode, leading to weak gate modulation of the SWCNTs in this region.

The fabrication procedure is as follows. First, the source contact composed of 20 nm-Ti and 80 nm-Au was formed using electron beam evaporation (Denton, base pressure 4×10^{-6} Torr) and lithography. Then, the enhanced source, SiN_x and drain were fabricated successively. The enhanced source was 200 nm-Au and 80 nm-Ti. The top Ti (80 nm) layer was used to increase the adhesion between Au and followed 650 nm- SiN_x layer. SiN_x was deposited using a RF sputter at room temperature. The deposition power, target to substrate distance were 100 W, 20 cm, respectively. The drain layer was of 20 nm-Ti and 85 nm-Au.

Commercial SWCNT solution (Nanointegris, IsoNanotubes-STM, semiconductor purity 99%) was used in our experiment. To deposit the SWCNTs on the sidewall of the transistors, some SWCNT solution (10 mg/L in water) were dropped on the Si wafer to cover the entire surface of the active region. The wafer was then placed on a hot plate (150 °C) to evaporate the solvent and leave the SWCNTs on the substrate. Fig. 2 shows the SEM image of the SWCNTs on the sidewall of the stack of enhanced source/ SiN_x /drain. Before gate dielectric deposition, the SWCNTs on the outside of the transistor channels were etched using reactive ion etching to isolate the CNTFETs from each other. The power, pressure, oxygen flow and etch time were 150 W, 50 m Torr, 30 sccm and 1 min, respectively.




Fig. 1 – Schematic cross section of a vertically aligned CNTFET.




Fig. 2 – SEM image of the SWCNTs on the sidewall of the vertical stack of the CNTFET.

The gate dielectrics were of two layers of HfO_2 . In the first step, 80 nm of HfO_2 was deposited by electron-beam evaporation. This layer protected the SWCNTs from being etched by ozone used in the subsequent deposition. After evaporation, the sample was transferred into the atomic layer deposition (ALD) chamber immediately for the deposition of the second layer HfO_2 which was used as high quality, pin-hole-free gate dielectric. The ALD HfO_2 (30 nm) was deposited at 200 °C using a commercial ALD system (Cambridge Nanotech, Savannah100). The precursor, Tetrakis(Dimethylamido)Hafnium and ozone were used in the deposition.

Finally, the whole procedure was completed by depositing the gate layer, 90 nm-Ti and 70 nm-Au, using electron-beam evaporation. Fig. 3 shows a SEM image of the cross section of a typical CNTFET.




Fig. 3 – SEM image of the cross section of the vertically aligned CNTFET.

3. Results and discussion

The properties of the SWCNTs were analyzed by Raman spectroscopy which was measured using a 473 nm laser. The result is shown in Fig. 4. The large ratio of G^+ (high-frequency component around 1594 cm^{-1}) to G^- (low-frequency component around 1572 cm^{-1}) and the apparent radial breathing mode (RBM) peak at 179 cm^{-1} suggest that the SWCNTs are dominated by semiconducting SWCNTs [14–16]. From the relationship [16] between the diameter of the SWCNT, d , and the RBM frequency, ω ,

$$\omega = \frac{234}{d} + 10 \quad (1)$$

we get that the diameter of the SWCNTs is 1.4 nm.

The transfer characteristics of a typical CNTFET are shown in Fig. 5. The black and red curves represent forward (–5 to 5 V) and reverse (5 to –5 V) sweeps of gate voltages, respectively. It can be seen that the transistor exhibits an apparent ambipolar characteristic. The current decreases first with increasing gate voltage and reaches a minimum point at $V_g = -1\text{ V}$ for forward sweep, then it increases with increasing gate voltage. Normally the CNTFETs with Ti/Au electrodes show p-type characteristics at air environment due to the absorbed oxygen on the metal surface [17,18]. Oxygen plays a role in modifying the work function of the electrodes [17,18], and makes the Fermi level of the electrode lie close to the valance band of the SWCNT. The ambipolar characteristics shown here is because the oxygen adsorbed between electrode and SWCNTs have been removed in high vacuum during the HfO_2 deposition in e-beam evaporation chamber. As a result, the work function of the electrode lies close to the mid-gap of the SWCNTs. The Schottky barriers for electrons and holes are equal, and electrons and holes are injected into the SWCNTs under positive and negative gate voltages, respectively, leading to the ambipolar characteristics.

Fig. 5 also shows obvious hysteresis between forward and reverse sweeps of gate voltage. The hysteresis gap, defined as the difference of threshold voltage between forward and




Fig. 4 – Raman spectra of the SWCNTs. Inset: RBM peak of the SWCNTs.




Fig. 5 – Typical transfer characteristics of a vertically aligned CNTFET with $V_D = 0.5\text{ V}$. The black and red curves represent forward and reverse sweeps of gate voltage, respectively. (For interpretation of the references to color in this figure legend, the reader is referred to the web version of this article.)

reverse sweeps, is about 3 V, indicating that there are charge injection from carbon nanotubes to their surrounding HfO_2 .

The inverse sub-threshold slope

$$S = dV_g/d(\log I_d) \quad (2)$$

is a measure of the switching speed of a transistor. From Fig. 5, we obtain a S value of 350 mV/dec. It is well consistent with the trends of S as a function of the ratio of the effective dielectric constant to the dielectric thickness [19].

The mobility is calculated using

$$\mu = \frac{dI_d}{dV_g} \times \frac{L}{C \times W \times V_d} \quad (3)$$

where L and W are the channel length and width, respectively. C is the capacitance per unit area between the gate and the nanotube network. To take into consideration of electrostatic coupling between carbon nanotubes, the capacitance is expressed as [20,21]

$$C = \left\{ \frac{1}{2\pi\epsilon_{\text{ox}}\epsilon_0} \ln \left[\frac{2\Lambda_0}{d} \frac{\sinh(2\pi t_{\text{ox}}/\Lambda_0)}{\pi} + C_Q^{-1} \right] \right\}^{-1} \Lambda_0^{-1} \quad (4)$$

where t_{ox} , Λ_0^{-1} , and C_Q are gate dielectric thickness, carbon nanotube density and quantum capacitance [22], respectively. Using $L = 650\text{ nm}$, $W = 5\text{ }\mu\text{m}$, $C_Q = 4 \times 10^{-10}\text{ F/cm}^2$ [22], $d = 1.4\text{ nm}$, $t_{\text{ox}} = 110\text{ nm}$ and $\epsilon_{\text{ox}} = 14$ for mixed HfO_2 , we calculate the mobility of our 5 CNTFETs. The result is shown in Table 1. The mobility is in the lower range of the reported values ($1\text{--}90\text{ cm}^2\text{ V}^{-1}\text{ s}^{-1}$) [23] which were obtained from the planar CNTFETs using the same SWCNT source.

The main reason for the low mobility is the low SWCNT density in our CNTFETs. As we know, the mobility of network or thin film CNTFETs depends, to a large extent, on the density of the SWCNTs if we calculate the mobility using the standard method for silicon metal–oxide–semiconductor field-effect transistors. The larger the density is, the larger the mobility is [23–25]. Good alignment of SWCNTs along the channel can improve the mobility further. The largest mobility for solution processed CNTFETs has been reported

Table 1 – Characteristics of five CNTFETs with the same device dimension and different SWCNT density.

| CNTFET | SWCNT density (Tubes/ μm) | Transconductance (μS) | Mobility ($\text{cm}^2 \text{V}^{-1} \text{s}^{-1}$) |
|--------|---------------------------------------|------------------------------------|--|
| 1 | 1 | 0.30 | 5.84 |
| 2 | 2 | 0.07 | 0.71 |
| 3 | 2 | 0.12 | 1.21 |
| 4 | 3 | 0.25 | 1.78 |
| 5 | 4 | 0.34 | 1.93 |

by using high density, well aligned and length-sorted semiconducting SWCNTs [26]. Another reason for the low mobility is the short channel used here. It has been found that the mobility is inversely proportional to the channel length for network CNTFETs [23]. Taking into consideration of low SWCNT density and short channel in our CNTFETs, our result is reasonable.

For short-channel network CNTFETs, Michael et al. [27] reported low ON/OFF ratio (<10) and high ON current (10^{-5} to 10^{-4} A) with channel length of $0.5 \mu\text{m}$ and channel width of $10 \mu\text{m}$. The SWCNTs in their CNTFETs were well aligned and the density is high ($10\text{--}20/\mu\text{m}$). On the contrary, our CNTFETs are fabricated using randomly oriented SWCNTs with low density. The ON current is lower, but the ON/OFF ratio is higher than their results.

4. Conclusion

Vertically aligned CNTFETs have been fabricated using pure semiconducting SWCNTs. The mobility of the CNTFETs is in the lower range of the reported values of the planar CNTFETs using the same SWCNT source, but the advantages of the vertically aligned CNTFETs in short channel fabrication and in transistor area reduction could make them more practical in applications.

Acknowledgements

The authors would like to thank Yang Yang, Xianbin Wang, Basil Chew, Ahad A. Syed, Dongkyu Cha, Lan Zhao, Weisheng Yue, Longqing Chen and Xiaoming Yang in the Nanofabrication, Imaging & Characterization core labs at KAUST for their help in device fabrication and characterization.

REFERENCES

- [1] Tan SJ, Verschueren ARM, Dekker C. Room-temperature transistor based on a single carbon nanotube. *Nature (London)* 1998;393:49–52.
- [2] Avouris P. Carbon nanotube electronics and photonics. *Phys Today* 2009;62:34–40.
- [3] Martel R, Wong H-SP, Chan K, Avouris P. Carbon nanotube field effect transistors for logic applications. *Proc IEDM* 2001;159–166.
- [4] Javey A, Guo J, Wang Q, Lundstrom M, Dai H. Ballistic carbon nanotube field-effect transistors. *Nature* 2003;424:654–7.
- [5] Dürkop T, Getty SA, Cobas E, Fuhrer MS. Extraordinary mobility in semiconducting carbon nanotubes. *Nano Lett* 2004;4(1):35–9.
- [6] Appenzeller J, Lin Y-M, Knoch J, Avouris P. Band-to-band tunneling in carbon nanotube field-effect transistors. *Phys Rev Lett* 2004;93 (19):196805-1–196805-4.
- [7] Lin Y-M, Appenzeller J, Knoch J, Avouris P. High-performance carbon nanotube field-effect transistor with tunable polarities. *IEEE Trans Nanotechnol* 2005;4(5):481–9.
- [8] Lu Y, Bangsaruntip S, Wang X, Zhang L, Nishi Y, Dai H. DNA functionalization of carbon nanotubes for ultrathin atomic layer deposition of high k dielectrics for nanotube transistors with 60mV/Decade switching. *J Am Chem Soc* 2006;128:3518–9.
- [9] Rosenblatt S, Lin H, Sazonova V, Tiwari S, McEuen PL. Mixing at 50 GHz using a single-walled carbon nanotube transistor. *Appl Phys Lett* 2005;87:153111-1–153111-3.
- [10] Louarn AL, Kapche F, Bethoux JM, Happy H, Dambrine G, Dervcke V, et al. Intrinsic current gain cutoff frequency of 30 GHz with carbon nanotube transistors. *Appl Phys Lett* 2007;90:233108-1–233108-3.
- [11] Choi WB, Chu JU, Jeong KS, Bae EJ, Lee J-W. Ultrahigh-density nanotransistors by using selectively grown vertical carbon nanotubes. *Appl Phys Lett* 2001;79:3696–8.
- [12] Franklin AD, Sayer RA, Sands TD, Janes DB, Fisher TS. Vertical carbon nanotube devices with nanoscale lengths controlled without lithography. *IEEE Trans Nanotechnol* 2009;8:469–76.
- [13] Moers J. Turning the world vertical: MOSFETs with current flow perpendicular to the wafer surface. *Appl Phys A* 2007;87:531–7.
- [14] Krupke R, Hennrich F, Löhneysen H, Kappes MM. Separation of metallic from semiconducting single-walled carbon nanotubes. *Science* 2003;301:344–7.
- [15] Krupke R, Hennrich F, Kappes MM, Löhneysen H. Surface conductance induced dielectrophoresis of semiconducting single-walled carbon nanotubes. *Nano Lett* 2004;4(8):1395–9.
- [16] Dresselhaul MS, Dresselhaus G, Saito R, Jorio A. Raman spectroscopy of carbon nanotubes. *Phys Rep* 2005;409:47–99.
- [17] Heinze S, Tersoff J, Martel R, Dervcke V, Appenzeller J, Avouris P. Carbon nanotube as Schottky barrier transistors. *Phys Rev Lett* 2002;89(10):106801-1–106801-4.
- [18] McClain D, Thomas N, Youkey S, Schaller R, Jiao J, O'Brien KP. Impact of oxygen adsorption on a population of mass produced carbon nanotube field effect transistors. *Carbon* 2009;47:1493–500.
- [19] Appenzeller J, Knoch J, Dervcke V, Martel R, Wind S, Avouris P. Field modulated carrier transport in carbon nanotube transistors. *Phys Rev Lett* 2002;89 (12):126801-1–126801-4.
- [20] Cao Q, Xia M, Kocabas C, Shim M, Rogers JA, Rotkin SV. Gate capacitance coupling of single-walled carbon nanotube thin film transistors. *Appl Phys Lett* 2007;90:023516-1–023516-3.
- [21] Wang C, Zhang J, Ryu K, Badmaev A, Arco LGD, Zhou C. Wafer-scale fabrication of separated carbon nanotube thin-film transistors for display applications. *Nano Lett* 2009;9(12):4285–91.
- [22] Rosenblatt S, Yaish Y, Park J, Gore J, Sazonova V, McEuen PL. High performance electrolyte gated carbon nanotube transistors. *Nano Lett* 2002;2(8):869–72.

-
- [23] Rouhi N, Jain D, Zand K, Burke PJ. Fundamental limits on the mobility of nanotube-based semiconducting inks. *Adv Mater* 2011;23:94–9.
- [24] Liu Z, Qiu Z, Zhang Z, Zheng L, Zhang S. Mobility extraction for nanotube TFTs. *IEEE Electron Device Lett* 2011;32(7):913–5.
- [25] Lee SY, Lee SW, Kim SM, Yu WJ, Jo YW, Lee YH. Scalable complementary logic gates with chemically doped semiconducting carbon nanotube transistors. *ACS Nano* 2011;5(3):2369–75.
- [26] Miyata Y, Shiozawa K, Asada Y, Ohno Y, Kiaura R, Mizutani T, et al. Length-sorted semiconducting carbon nanotubes for high-mobility thin film transistors. *Nano Res* 2011;4(10):963–70.
- [27] Engel M, Small JP, Steiner M, Freitag M, Green AA, Hersam MC, et al. Thin film nanotube transistors based on self-assembled, aligned, semiconducting carbon nanotube arrays. *ACS Nano* 2008;2(12):2445–52.